ກ່ຽວກັບປຶ້ມ e-book ນີ້
In the past two decades, research in VLSI physical design has been directed toward automation of layout process. Since the cost of fabricating a circuit is a fast growing function of the circuit area, circuit layout techniques are developed with an aim to produce layouts with small areas. Other criteria of optimality such as delay and via minimization need to be taken into consideration. This book includes 14 articles that deal with various stages of the VLSI layout problem. It covers topics including partitioning, floorplanning, placement, global routing, detailed routing and layout verification. Some of the chapters are review articles, giving the state-of-the-art of the problems related to timing driven placement, global and detailed routing, and circuit partitioning. The rest of the book contains research articles, giving recent findings of new approaches to the above-mentioned problems. They are all written by leading experts in the field. This book will serve as good references for both researchers and professionals who work in this field.
In the past two decades, research in VLSI physical design has been directed toward automation of layout process. Since the cost of fabricating a circuit is a fast growing function of the circuit area, circuit layout techniques are developed with an aim to produce layouts with small areas. Other c...
ຄົ້ນພົບເພີ່ມເຕີມ
ໃຫ້ຄະແນນ e-book ນີ້
ບອກພວກເຮົາວ່າທ່ານຄິດແນວໃດ.
ອ່ານຂໍ້ມູນຂ່າວສານ
ສະມາດໂຟນ ແລະ ແທັບເລັດ
ຕິດຕັ້ງ ແອັບ Google Play Books ສຳລັບ Android ແລະ iPad/iPhone. ມັນຊິ້ງຂໍ້ມູນໂດຍອັດຕະໂນມັດກັບບັນຊີຂອງທ່ານ ແລະ ອະນຸຍາດໃຫ້ທ່ານອ່ານທາງອອນລາຍ ຫຼື ແບບອອບລາຍໄດ້ ບໍ່ວ່າທ່ານຈະຢູ່ໃສ.
ແລັບທັອບ ແລະ ຄອມພິວເຕີ
ທ່ານສາມາດຟັງປຶ້ມສຽງທີ່ຊື້ໃນ Google Play ໂດຍໃຊ້ໂປຣແກຣມທ່ອງເວັບຂອງຄອມພິວເຕີຂອງທ່ານໄດ້.
eReaders ແລະອຸປະກອນອື່ນໆ
ເພື່ອອ່ານໃນອຸປະກອນ e-ink ເຊັ່ນ: Kobo eReader, ທ່ານຈຳເປັນຕ້ອງດາວໂຫຼດໄຟລ໌ ແລະ ໂອນຍ້າຍມັນໄປໃສ່ອຸປະກອນຂອງທ່ານກ່ອນ. ປະຕິບັດຕາມຄຳແນະນຳລະອຽດຂອງ ສູນຊ່ວຍເຫຼືອ ເພື່ອໂອນຍ້າຍໄຟລ໌ໄໃສ່ eReader ທີ່ຮອງຮັບ.
